Abstract-The solid-state sensor field is maturing and an increasing number of applications is being served. Nevertheless, the available infrastructure and technology have found only few applications within the field of instrumentation and measurement (I&M). Therefore, the aim of this paper is threefold: 1) to categorize the various sensor processing strategies that are available; 2) to provide a representative overview of what different silicon sensor processing techniques are available; and 3) to point out their potential for use in metrological applications. To this end, a number of examples of (potentially) successful micromachined devices for metrology are discussed. The key considerations in this application area are: 1) the mechanical material properties of silicon and 2) the on-chip cointegration of the entire reference system.
I. INTRODUCTION

S
ILICON sensor technology finds its origin in mainstream integrated circuit fabrication. From there, it has evolved, not only into a technology for (high-volume) batch fabrication of silicon sensors, but also into technologies for (lower volume) fabrication of micromechanical structures. One of the main drivers for these developments has been material compatibility, which envisions cointegration of sensors and circuits in a single silicon substrate, thereby enabling fabrication of microsystems on the smallest possible carrier. In practice, the latter has proven more difficult than anticipated, as fully integrated microsystem appears economically viable in fewer devices than expected.
What is the reason for this apparent gap between the availability of sensor technology and the application of that same technology in integrated microsystems? The advantages of the infrastructure already available to serve the microelectronic processing industry, in terms of high-quality wafers and equipment, is undisputed. However, the introduction of batch fabrication techniques in silicon sensor manufacturing has not led to the assumed high-volume production of microsystems. For the most part, this is caused by the diversity of components in such a microsystem and the need to tailor these components for each specific application.
In literature, three mainstream sensor development strategies are found: 1) hybrid technology; 2) semi-hybrid/wafer-bonded technology; 3) full on-chip cointegration.
The most suitable strategy will depend on the application. Even so, the choice of strategy is by no means trivial, as is illustrated from the variety of accelerometers, used in airbag deployment systems: There is a hybrid solution available, composed of a separate sensor die and a readout chip which are wire bonded and glued in a single package [1] . An intermediate solution, based on wafer bonding, has been commercially available for a number of years [2] . Finally, analog devices have developed an accelerometer that is fully cointegrated with the readout electronics and signal conditioning [3] . Two aspects of silicon microstructure fabrication are expected to be decisive in instrumentation and measurement (I&M) applications. The first is the mechanical material properties of silicon (high Young's modulus and no creep) in combination with the photolithographically defined structural dimensions. This leads to highly reproducible devices. The second aspect is the on-chip cointegration of microstructure and circuit. As a reference is part of a system with circuits that facilitate calibration, this latter property has great potential. Section II provides a more in-depth discussion on on-chip cointegration, as this turns out to be a huge challenge. In Section III, some examples of compatible fabrication processes are presented, while Section IV goes into detail on a number of specific applications which have (already shown) potential for use in metrological applications.
II. ISSUES AND MERITS OF ON-CHIP COINTEGRATION
Downscaling of measurement and control systems initially involved downscaling of each individual component within the system. Due to the developments in microelectronic processing, the price-performance ratio of the electronics improved dramatically. In contrast, the minimum size of the sensors and actuators was determined by the limits of fine-mechanics, which led to a high cost with limited size reduction. Thus, the price-performance ratio of a control system depended primarily on the sensors and actuators required [4] .
A. Hybrid Versus Cointegration
To improve the situation, a considerable amount of effort was invested in the development of batch fabrication techniques for sensors and actuators. The available infrastructure from the microelectronic industry has been extremely important in this development. First, it provided high-quality substrates and manufacturing equipment. Second, the microelectronic batch fabrication techniques could be successfully adopted and extended for the fabrication of sensors and actuators, which led to the development of bulk and surface micromachining, for example. The result was a significant downsizing of sensors and actuators.
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An advantage of on-chip cointegrated systems over hybrid systems is the argument of minimum component count and reduced overall pin count. However, the yield of a multichip hybrid system is intrinsically higher than that of a single-chip solution, for three particular reasons: 1) on-chip integration requires the use of more complex fabrication compatible processes; 2) the negative-exponential relationship between yield and die-area [5] ; 3) the option to perform die testing and selection of only the so-called "known good dies" prior to bonding, in the case of hybrid systems.
The latter argument can be counter-argued by realizing that on-chip cointegration provides the option to add self-test electronics, which can be a cost saving ability during packaging and testing. A final argument in favor of cointegration is the need for extreme miniaturization in specific applications, e.g., in medical applications such as minimally invasive surgery [6] (although medical sensor systems have the additional requirement of being bio-compatible.) Summarizing, on-chip cointegration has a large number of potential merits, such as reduced feature size, enhanced auto-calibration and self-test capabilities, smallest possible feature sizes, and reduced susceptibility to interference. A final, critical note on hybrid versus cointegration is opportune at this point. The cost of a microsystem-whether a hybrid or cointegrated device-will remain a controversial issue, as the total cost will be dominated by testing and packaging, rather than processing: Unlike in electronic circuits, testing of both the electrical and nonelectrical (sensor) characteristics is required. The packaging of a sensor is application-specific and thus expensive, due to its twofold function, i.e., having to protect against environmental hazards, while at the same time allowing the sensor to have environmental access. The application area discussed here includes electrical metrology where production volume is low and the price of the physical reference is not a prime consideration. In contrast, ease of calibration is an important issue, thus favoring a system approach and this supports on-chip integration.
B. Fabrication Compatibility
Material compatibility is a necessary but insufficient constraint to assure the success of cointegration. Instead, fabrication compatibility has to be assured, which encompasses the following.
Material compatibility. Process compatibility. Micromachining is not allowed to interfere with the performance of the electronics, and vice versa. Such interference can appear due to: 1) subjecting the microelectronics to temperature steps needed for sensor fabrication, which reduce the performance of the electronics (this is usually referred to as an increment in thermal budget); 2) the attack on layers that are essential for the microelectronic fabrication [e.g., attack on aluminum interconnect during bulk micromachining (BMM)].
Compatibility of equipment utilization. Cleanroom re-entrance is restricted after sensor processing, e.g., generally it is not allowed to get wafers into a standard microelectronic processing line after BMM. The development of a fabrication compatible process generally comes at the cost of having only a limited number of suitable materials and processing techniques available. However, the benefit results from the fact that many of the fabrication compatible modules can be combined to form new modules, hence allowing extremely flexible sensor processing. Section III-C2 discusses an example that combines bulk and surface micromachining, as well as thin-film deposition.
C. Modular Fabrication Processes
In the case where cointegration is considered, the entire fabrication process has to be chosen carefully to leave the thermal budget unaffected. One way to achieve this is to develop a fully customized process, in which the influence of each step is carefully determined. Such a process loses its flexibility, as any change in the process flow forces each consecutive step to be adjusted accordingly. Moreover, fully customized processes often require dedicated equipment, due to cleanroom re-entrance issues, making things expensive in terms of both start-up costs and infrastructure. Therefore, unless high-volume production is anticipated, the usefulness of fully customized cointegration processes is limited.
The poor processing flexibility of a custom process can be greatly improved, by using a modular process flow [7] . To prevent cleanroom re-entrance issues, the microelectronic fabrication sequence should remain uninterrupted by the sensor fabrication sequence. Thus, sensor processing should take place before and after the microelectronic processing. This situation is shown schematically in Fig. 1(a) . The main advantage is that, as long as the wafer surface and thickness remain unaffected, the existing standard microelectronic foundry services can be used for realization of the circuitry. Although processes exist which employ both pre-and post-processing, most compatible processes have been designed to avoid a double transition between micromachining and microelectronic processing, either by using pre-processing only [ Fig. 1(b) ] or post-processing only [ Fig. 1(c) ]. Even though interruption of the microelectronic processing, as shown in Fig. 1(d) , is generally not recommended, this is unavoidable at times. A well-known exception is ZnO deposition in SAW devices before Al interconnect deposition.
If pre-processed wafers are to be accepted in a microelectronic processing facility, these have to be identical to prime wafers in terms of thickness, planarity and contaminants present. Therefore, it is best to avoid surface and BMM techniques in premicromachining steps. Surface micromachined wafers require special planarization techniques and BMM wafers need tricks such as wafer-to-wafer bonding to seal the etched cavity, followed by wafer thinning to match the thickness of the prime wafers [8] . Furthermore, requirements on wafer cleanliness will limit the range of materials suitable during pre-processing.
III. FABRICATION COMPATIBLE PROCESSING MODULES
In the previous section, the necessity of a modular design approach was emphasized, as this forms the basis for flexible and compatible sensor fabrication. As an increased level of cointegration results in more complexity, this approach should only be pursued when it pays off in terms of price/performance, or if other solutions are simply not available. Based on the technological requirements for the fabrication of the sensor, three levels of cointegration can be distinguished.
"First-level cointegration" is applicable to sensors that are constructed using a well-established conventional IC process, without the need for any additional (nonstandard) processing steps. The simplest examples of this category are diodes [9] and transistors [10] , which are used as sensors for e.g., thermal and optical measurements. The spinning-current Hall plate also belongs to this category. This class of sensors can be made "smart" easily, as their compatibility with electronics is obvious. "Second-level cointegration" is required for sensors than that require additional processing steps, but with processing and materials similar to those of the basic process. Examples are local growth, oxide thinning, and the need for islands with nonstandard implantation. Though not compromising material compatibility, this level of cointegration can interfere with the thermal budget of the process. This requires careful planning of the additional processing steps, e.g., no high-temperature steps are allowed after the shallow regions in the electronics have been constructed. A classic example in this category is the piezoresistive sensor, which is still attracting attention [11] . "Third-level cointegration" is required for those sensors that cannot be fabricated with processing steps similar to standard IC processing. It is for this category of sensors that the modular fabrication process discussed in the previous section provides the most solid design approach. Most micromachining techniques belong to this category. As many of today's sensors use micromachining, Sections III-A and III-B will elaborate on two mainstream techniques: bulk and surface micromachining. Section III-C presents a third "technology," that is not considered a micromachining technology in itself, but which deserves special attention from a metrological viewpoint: thin-film deposition. Because of the large number of thin-film materials available (metals, semiconductors, insulators, polymers, etc.), numerous examples of applications where such materials have been deployed can be found in literature.
A. Bulk Micromachining (BMM)
Basically, BMM is used to remove well-defined parts of the silicon substrate, through etch windows on either the front-or backside of the wafer [12] . In general, the main compatibility infringements due to BMM are chemical contaminants, the interruption of the fabrication process before metallization and the etch stop fabrication, required to define the thickness and shape of the final microstructure, in case a high-boron etch stop is chosen.
The most commonly applied etch stop techniques are 1) the high-boron concentration etch stop; 2) the buried dielectric etch stop; 3) the electrochemical etch stop (ECE). Etching usually starts from the back side using windows in a masking layer (a nitride when using KOH and an oxide in case of most other etchants). In the high-boron etch stop, the etching proceeds anisotropically along the [111] planes of the (usually [100]) wafer until a boron concentration exceeding 5.10 cm is reached. As this layer is defined from the front side, using conventional doping techniques, a thin and uniform layer of a well-defined thickness is obtained. In the second technique, etching proceeds until a buried oxide or nitride layer (depending on the etchant) is reached. In the ECE, a pn-junction biased at the passivation potential is used to create an etch stop at the pn-junction. The ECE offers the best options for the design of a universal compatible BMM process, as no layers in addition to those provided by the microelectronic processing are required.
1) Fully CMOS Compatible Beams and Cantilevers:
This technique is the most genuine example of a universally applicable BMM process, as it has been specifically designed as a post-micromachining step to extend an industrial CMOS process [13] , [14] . The various oxide layers that result from the standard CMOS process are manipulated in such a way, that freestanding beams remain after front side etching in EDP (sometimes intentionally violating design rules). The metal interconnect is sandwiched in between the field oxide and the passivation oxide. As these oxides are very effective etch masks in EDP, no additional protection of the interconnect is required. Finally, the beam structures can be completely underetched, through windows patterned in the oxide layers. The result is shown in Fig. 2 [14] .
B. Surface Micromachining
Surface micromachining is used to create freestanding structures on the wafer surface, by selectively removing underlying layers. To do so, a sacrificial layer is deposited on a silicon wafer and patterned, after which a structural layer is deposited and patterned to partially overlap the sacrificial structures. The sacrificial layer is completely removed, leaving a freestanding structure. Conventionally, polysilicon is used as structural material, while phosphorus-doped glass (PSG) is used as sacrificial layer, which can be etched easily in (B)HF. However, many other structural/sacrificial material combinations exist, e.g., using Al as sacrificial material [15] .
Compatible surface micromachining processes have been reported in literature frequently and are used for a wide range of applications, e.g., RMS-to-dc converters, accelerometers, pressure sensors, gears, micromirrors, etc. A general problem in surface micromachining is the large ratio between the lateral and the vertical dimensions, which results in long underetch Fig. 2 . Schematic representation of a fabrication compatible freestanding microstructure, fabricated using BMM on a standard CMOS wafer [14] .
times (hampered by the need for high directional selectivity) and sticking of freestanding structures after the sacrificial etch.
For a genuinely universal compatible process, with a minimum amount of additional steps to realize the micromachining, we should make use of the layers that result from the microelectronic process. However, the polysilicon and the dielectric layers in the microelectronic process have been designed for maximum microelectronic performance and are not necessarily suitable for constructing micromechanical structures. Nevertheless, this option has the interesting economic advantage of using the microelectronic industry as subcontractor for realizing on-chip microsystems. Implementation of this strategy will be presented in Example 2.
1) A Multiparameter Blood Sensor:
An example of the potential of surface micromachining is the multiparameter blood sensor developed by Goosen et al. [6] . It is a single-chip device small enough for use in catheters, while capable of sensing three different parameters (blood flow, pressure, and oxygen saturation level). The flow is measured by a differential output signal from two identical thermopiles; one upstream and one downstream with respect to a heater, similar to other thermal flow sensors. The saturation level is determined using oximetry, viz. by monitoring the light absorption at wavelengths of 660 nm and 800 nm, using vertically stacked photodiodes. Finally, blood pressure is determined by piezoresistive readout of an absolute pressure sensor.
A major limitation of surface micromachining is the thickness of the structural layer. Due to the deposition rate of LPCVD polysilicon, the practical thickness is limited to about 2 m. However, epitaxial growth of silicon can be used to realize polysilicon thickness in excess of 10 m. Epitaxial growth of polysilicon on top of a dielectric layer takes place at a much faster rate compared to LPCVD (700 nm/min versus 7 nm/min). At special growth conditions selective epitaxial growth takes place through holes in the dielectric layer. Selectively removing this dielectric to define the areas where the circuit components are to be fabricated, results in polysilicon growth on top of the oxide and crystalline silicon growth from the contact holes. This process is schematically shown in Fig. 3 . Despite the difference in silicon/polysilicon growth rate, planarity is achieved using an initial recess etched in the silicon substrate at the window areas [16] . Next, the microelectronic processing is finalized. Then, the microstructures are patterned using plasma etching of "epipoly" silicon (stopping on the buried oxide layer), followed by a sacrificial etch of the buried oxide layer in BHF. This process is a custom yet fabrication compatible process using both pre-and post-surface micromachining, which forms the basis for many different microstructures. In fact, the largest technological complication of the blood sensor is not the epipoly growth and processing, but rather the complete closure of the access holes to the pressure sensor's cavity, without filling the cavity itself [17] .
2) Fabrication Compatible Surface Micromachining: The ultimate compatible surface-micromachined process is an uninterrupted microelectronic process, with a noninterfering post-processing step. Usually this leads to a compromise of the sensor/circuit performance. Nevertheless, very successful processes have been realized. One of such processes extends an industrial 3-metal, 0.8-m CMOS process [18] . As shown in Fig. 4 , a plasma etch is used with metal 3 as the mask to first etch a trench in the oxide. Subsequently, the plasma chemistry is changed to anisotropically etch the silicon and finally the chemistry is changed again to underetch the metal/oxide stack by isotropically etching the silicon. This finally results in freestanding beams composed of a stack of aluminum and dielectrics of a total height of 4.8 m and a width/spacing determined by metal 3.
3) Two Surface Micromachining Issues: Surface micromachining has a number of particular problems. Below, the two most common-stiction and aluminum attack-are addressed briefly, with some generally applied solutions.
Stiction: Stiction is a notorious cause for low yield in surface micromachined devices. Due to the smoothness of the micromachined surfaces, large adhesion forces exist between surface and substrate, either by capillary forces, hydrogen bridging, electrostatic forces, or Van der Waals forces. The problem first appears when drying the remaining liquids after (wet) sacrificial etching. This problem has been successfully conquered, either by dry etching or freeze/drying. Nevertheless, stiction must also be prevented during the operational life of the device. To this purpose, various techniques have been developed [19] . First, materials that experience less adhesion can be used. Second, more commonly, the contact area is reduced, either by roughening the surface or by reducing the geometrical contact area using bumps or side-wall spacers.
Aluminum Attack: The results of an attack on the aluminum interconnect during etching can have devastating results, as shown clearly in Fig. 5 [20] . The compatible surface micromachining process developed at the Fraunhofer Institute [21] can avoid this. It is essential that the sacrificial etch is performed before aluminum deposition. This is only possible if the underetched structures are not accessible to the aluminum, as undercreeping would otherwise occur. By hermetically sealing the etched regions, cavities are created that can be used for the fabrication of e.g., absolute pressure sensors. Unfortunately, such a technique cannot be used to create freestanding beams or cantilevers.
C. Thin-Film Deposition
The deposition of thin-film materials on a surface is not considered a pre-or postprocessing technique in itself. As an example, polycrystalline silicon (poly Si) deposition is a standard step in commercial CMOS processes. However, merely changing the doping of that poly Si to nonstandard values, or using poly SiGe instead of poly Si, has far-reaching consequences. The first change does not necessarily interfere with the standard process, but requires careful consideration of the process flow to remain IC compatible (material compatibility is still maintained). However, with the change of material, in most cases, material compatibility-and thus also fabrication compatibility-is lost, unless a special post-processing technique is used to deposit nonstandard thin films on-chip. Similar reasoning applies to thin metal film deposition of metals other than those used for interconnect. As the deposition of nonstandard thin films is often required, thin-film deposition should be considered an important area in micromachining, which deserves to be treated separately from other processing technologies. Two examples are provided below: 1) a generic deposition module for thin metal films and 2) poly SiGe growth for use as thermoelectric material.
1) Fabrication Compatible Thin Metal Film Deposition:
While the reasons for using a nonstandard metal are plentiful, the prospect of the need for metal-specific etchants makes thin metal film deposition look gloomy. For this reason, a post-processing module has been developed, which uses photoresist as a sacrificial layer for metal liftoff patterning, instead of having to etch the metal itself. This way, a wide variety of metals can be deposited, assuming the metals can be physically integrated. For example, a stack of various metals is needed to circumvent the poor adhesion of platinum to oxide or the diffusion of gold into the silicon substrate [22] .
The schematic process flow of the thin-film metal deposition method is shown in Fig. 6 , in the case where two interconnect layers with an intermediate barrier metal are used. The process module starts after completion of the standard microelectronic process. The first metal interconnect makes a connection to the circuit within the silicon substrate, while a thermally grown oxide forms an isolating layer on which the thin metal film can be deposition (Step a). The first mask is used to pattern the actual thin metal film. First a layer of conventional photoresist is deposited and patterned, after which a thin film of the required metal is deposited (Step b). Next, removing the photoresist using acetone, creates the thin-film pattern. Thereafter, in Steps d and e, the (optional) barrier metal layer is patterned in a manner similar to that of the thin-film metal. This barrier metal layer is required when the second metal interconnect (still to be deposited) and the actual thin film are not compatible. In this case, the barrier metal layer is used to ensure good contact between the second interconnect and the thin-film metal. (Similarly, if the adhesion between the metal and the oxide is insufficient-as with Pt on SiO -a thin adhesive metal layer can be deposited previous to depositing the actual thin film.) Processing is finalized by deposition of PECVD oxide and the second metallization (Step f).
A problem encountered with the above processing module was the excellent yet unwanted step coverage by some of the metals. As a result, after removing the photoresist, freestanding vertical metal structures would appear. Even photoresist stripping in an ultrasonic bath left parts of the vertical walls, creating very rough edges, as depicted in Fig. 7(a) . To completely get rid of this problem, an isotropic SiO etch was introduced before deposition of the actual thin metal film. At the same time, as the SiO etch depth is tuned to match the metal film thickness, an extremely planar surface is obtained. Fig. 7(b) shows the well-defined metal pattern that results.
2) Poly SiGe Thermoelement Fabrication: Thermoelements (put in series to form thermopiles) are most commonly used for differential temperature measurements, e.g., in IR detectors. By modifying the geometry of the thermoelements, other devices, such as thermoelectric coolers and generators can be fabricated [23] . Considering the required tradeoff between optimal performance and material compatibility, poly SiGe has very good merits [24] . Under this assumption, poly SiGe Peltier elements have been fabricated, according to the simplified process flow shown in Fig. 8 . This process is a good example of fabrication compatible post-processing using all three post-processing techniques: BMM using a backside KOH etch, a front side RIE etch to pattern the membranes, and thin-film poly SiGe deposition. Fig. 7 . Reduction of the step coverage: (a) by stripping the photoresist in an ultrasonic bath and (b) by applying a short isotropic SiO etch before the metal deposition. Not only does the latter technique reduce roughness of the metal edges, it also improves planarity [22] .
The process starts with an LPCVD deposition of a 300-nm low-stress silicon nitride layer, on both sides of the wafer. The bottom layer acts as masking material for the KOH etch, while the top layer becomes part of the membrane. Next, a 10-nm poly Si seed layer is deposited on the Si N membrane, by LPCVD, after which a 600-nm poly Si Ge layer is grown by CVD. N-type and p-type regions are created using ion implantation of phosphorus and boron, respectively. Subsequently, the thermoelements are patterned by reactive ion etching. Thereafter, 300-nm of LPCVD TEOS was deposited (which has a better step coverage than PECVD oxide). After opening the contact windows, the Al metallization is deposited and patterned. The wafer is finalized by a back-side KOH etch and a maskless RIE etch. Fig. 9 shows two of the resulting Peltier cooling devices.
IV. OPPORTUNITIES FOR METROLOGY
Due to the extreme requirements from the field of metrology (with respect to accuracy, stability, traceability, etc.), it will remain difficult to develop microtechnological solutions for this field. Still, a few successful examples exist, such as the Josephson junction array used in voltage standards [25] and the micromachined thermal RMS-to-dc converter, which is briefly discussed in Section IV-B1. Besides the drive from metrology, there also exists a drive from the field of microelectronics, to improve the accuracy and stability of existing devices. This should lead to the development of both portable standards (possibly derived from the laboratory standards) and on-chip references. To this end, even though the techniques in the previous section were primarily introduced as enabling technologies (to create new devices), they are equally suitable as enhancing technologies (to improve performance). 
A. Portable Standards
The ultimate size reduction and functionality increase of a metrological system would be the development of a fully electronic (nonmicromachined) solution, e.g., a system using only first-level cointegration, as discussed in Section III. Unfortunately, the various parasitic effects in such a system are likely to prevent the application of fully electronic systems for laboratory standards. Yet, such solutions are likely candidates for portable applications. There are at least five arguments that support this statement.
1) The electronic system can incorporate on-chip self-test and self-calibration facilities.
2) The entire system can be implemented using a commercial process, which reduces the total cost of the system. 3) As commercial processes are very well characterized, fabrication reproducibility between runs is very high. 4) The system can hold any required combination of analog and digital functionality. This way, for example, a robust interface and some basic logging abilities can be integrated on-board, to facilitate and shorten the periodical external calibration. 5) In the last few years, a continued effort in the development of multisensor data-acquisition systems has been observed. This has led to maturing of the so-called microinstrumentation platform, in which a single, large, active die (e.g., a cm die with integrated electronics for the interface, boundary scan test, etc.) is capable of carrying multiple different subcomponents. This allows a micromachined sensor to be combined with e.g., arithmetical units or a wireless interface, irrespective of whether cointegration is possible or not. (A microinstrumentation platform, such as a hybrid system, has the advantage of known-good-die selection capabilities.)
B. Thermally Stabilized References
On-chip thermal stabilization techniques are an excellent example of how microtechnology can be put to use to enhance device performance. After all, temperature drift is one of the most common error sources in a sensor system. Two specific problems are 1) a system being unable to follow the thermal signal, i.e., the thermal time constant of the sensor is too large; or 2) a system being susceptible to low-frequency variations of, for example, the ambient temperature. In most systems, these two effect are inversely coupled, that is, reduction of the sensor's time constant to improve the response to the thermal signal also increases the response to thermal low-frequency drift of the system.
1) Time Constant Adjustment by Micromachining:
One solution to modify the system response to temperature changes is the application of bulk/surface micromachining to create thermally isolated structures. A good example is the use of an obelisk (also referred to as mesa) in thermal RMS-to-dc converters [26] . A schematic drawing of a micromachined structure, without and with obelisk, is shown in Fig. 10 . The respective response times are 25 ms versus 1.3 s. Thus, by "simply" modifying the BMM step, the response time can be varied by up to two orders of magnitude.
The main drawback of this approach is that the thermal time constant is fixed. In comparison, active temperature control allows the sensor signal to be completely de-coupled from the parasitic thermal influence. The remainder of this subsection discusses two means of implementing such thermal control techniques: 1) active heating/passive cooling and 2) active heating/active cooling.
2) Active Heating/Passive Cooling: Passive cooling has been successfully applied in bulk micromachined diode-based RMS converters [27] . Fig. 11 shows a SEM of such a device. By integrating a heater in the converter elements, the temperature of the elements is stabilized at 90 C, well above the ambient temperature (normally near 25 C). If the ambient temperature is fluctuating, the heating power is adjusted to compensate for this fluctuation. The simplified compact model of such a thermal system is shown in Fig. 12(a) .
The drawback of active heating is that it can only be applied by operating the device at temperature well (tens of kelvin) above the ambient temperature: To achieve power-efficient heating of a thermal mass, it needs to be thermally isolated. This thermal isolation significantly increases the settling time of the system, when the temperature difference between device and ambient are small. A solution to circumvent this problem is the use of on-chip integrated Peltier elements. These elements are capable of both active heating and active cooling, strongly decreasing the effect of the large time constant created by the thermal isolation.
3) Active Heating/Active Cooling: The conventional Peltier element has been successfully applied for thermal stabilization with inaccuracies below 1 mK [28] , which proves the success of active cooling. The operating principle is quite simple, and is demonstrated in Fig. 12(b) . In both Fig. 12(a) and (b) , the temperature of the thermal mass is raised by Joule heating, modeled by . The difference is the addition of the Peltier effect in Fig. 12(b) , modeled by the (reversible) heat source . In the case of passive cooling [ Fig. 12(a) ], the heat removal rate is directly dependent on the temperature difference ( ), through the thermal conductance K . Due to , the heat removal rate can be significantly increased, especially at a near-zero temperature difference ( ). The next step is the actual on-chip integration of the Peltier elements. One of the main incentives for this is the option to selectively cool (or heat) specific regions of the device, e.g., a bandgap reference or an integrated dew point sensor. This integration is all but trivial, as a number of performance limiting effects appear, which are negligible with the conventional element [29] . Nevertheless, a series of devices has been fabricated, using the fabrication process described in Section III-C2 (see Fig. 9 ).
C. Thin Metal Film Applications
Silicon has many transduction effects available. However, combination of electronic circuits with the sensing abilities of the silicon often results in a compromise between sensor and circuit performance. When comparing silicon with metals, silicon is the most sensitive to parasitic effects, such as temperature variations (nonlinear TCR) and the voltage applied (voltage-dependent junction depth). Therefore, in many applications the conventional metal-based sensor remains the de facto industrial standard, e.g., Pt-100 resistors and NiCr strain gauges. The possibility of on-chip integration of both Pt/Ti and NiCr resistors has been proven, with the latter application using the process as described in Section III-C1.
1) Pt/Ti Resistors Deposition for Temperature Sensing:
The Pt-100 sensor is one of the most widely used sensors in the nonsilicon thermal sensing field. Integrating these resistors with silicon electronics can be advantageous in a number of cases. First, Pt-100 resistors can sense temperatures up to 800 C, making them suitable for local on-chip temperature measurements on heated silicon membranes [30] . Second, the Pt-100 resistor has been very well characterized, rendering it useful for very accurate sensing in the 0 C-100 C range. The main disadvantage of using Pt is the poor adhesion to a SiO surface. For this reason, an adhesive layer of titanium has to be deposited in between the Pt and SiO [31] .
2) Deposition of Low-TCR NiCr Resistors: Low-TCR metals are essential for fabrication of devices that require extreme stability. Work has been performed on deposition of low-TCR NiCr 50/50 thin-film resistors, which have a reported TCR of K [32] . The NiCr layers have been deposited using electron beam evaporation of a NiCr 50/50 source. The average resistivity was 120 m, with a TCR of K , which is still rather high. The reason for this is that the final TCR is determined by the thermal treatment of the NiCr thin film, which had not been optimized. Nevertheless, Ni Cr Si with a TCR below K has already been developed [26] .
V. CONCLUSIONS
Developments in the microsystem field have brought forth a wealth of new microfabrication technologies. A key factor that has led to this success is the excellent microstructure reproducibility, even from run to run. This is a crucial advantage in electrical metrology. The economic advantage of mass production is not really important in typical I&M applications. The small feature size and reproducibility have found only a few I&M applications so far, such as the Josephson junction array and the micromachined thermal rms-to-dc converter. Still, a number of potential applications can be identified.
There is no single best strategy available for microsystem fabrication. Any of the approaches, either as a hybrid, semi-hybrid, or cointegrated solution, can provide the required result. Accelerometers, for example, are fabricated in any of the three approaches. Hybrid and semi-hybrid devices will generally have a higher yield, as each component can be tested before assembly. Moreover, mutual compatibility of each component is not an issue, unlike with cointegration. This does not mean (semi-)hybrid solutions are more cost-effective: most of the costs arise from testing and packaging, irrespective of fabrication approach. In this sense on-chip cointegration might even prove more efficient, due to the option to directly integrate self-test and self-calibration facilities on the die.
If on-chip cointegration is pursued, fabrication compatibility has to be maintained, which requires careful consideration of the mutual influence the circuit fabrication and sensor fabrication have. This strongly favors the development of modular preand post-processing techniques for the fabrication of the sensor. In such a way, the number of interruptions in the electronics processing are minimized and commercial processes might be used for the fabrication of the electronics. Once the module has been developed, it can be re-used, and modified without having to re-develop the entire sensor/circuit fabrication process (e.g., in the case of a custom fabrication process).
A number of fabrication techniques that are especially interesting in I&M applications have been identified. First, cointegration of sensors and circuits provides the opportunity to build a complete measurement system, rather than just a sensor. This is especially beneficial in portable applications. Second, on-chip thermal stabilization is of interest, as a means to improve the stability of on-chip references. Finally, two thin-film applications have been addressed: Pt/Ti thin-film resistors as a potential replacement for the Pt-100 resistor, and low-TCR NiCr resistors to minimize electrical offset due to on-chip thermal gradients.
